{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:45:35Z","timestamp":1772642735369,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/jssc.2010.2061650","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T18:01:01Z","timestamp":1285783261000},"page":"2156-2164","source":"Crossref","is-referenced-by-count":21,"title":["Ferroelectric (Fe)-NAND Flash Memory With Batch Write Algorithm and Smart Data Store to the Nonvolatile Page Buffer for Data Center Application High-Speed and Highly Reliable Enterprise Solid-State Drives"],"prefix":"10.1109","volume":"45","author":[{"given":"Teruyoshi","family":"Hatanaka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryoji","family":"Yajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Horiuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xizhen","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsue","family":"Takahashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeki","family":"Sakai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.L800"},{"key":"ref11","first-page":"78","article-title":"ferroelectric (fe)-nand flash memory with non-volatile page buffer for data center application enterprise solid-state drives (ssd)","author":"hatanaka","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","author":"grimsrud","year":"2006","journal-title":"Intel Developer Forum"},{"key":"ref13","first-page":"144","article-title":"a 56 nm cmos 99 mm<formula formulatype=\"inline\"> <tex notation=\"tex\">$^2$<\/tex><\/formula> 8 gb multi-level nand flash memory with 10 mb\/s program throughput","author":"takeuchi","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","author":"tabe","year":"2008","journal-title":"Multi-cell NAND-based SSD technology and its trend"},{"key":"ref15","year":"0"},{"key":"ref16","first-page":"57","article-title":"design tradeoffs for ssd performance","author":"agrawal","year":"2008","journal-title":"Proc Usenix Ann Tech Conf"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/JSSC.2006.888299","article-title":"a 56-nm cmos 99-mm<formula formulatype=\"inline\"> <tex notation=\"tex\">$^2$<\/tex><\/formula> 8-gb multi-level nand flash memory with 10-mb\/s program throughput","volume":"42","author":"takeuchi","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.36"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2009.5331440"},{"key":"ref5","first-page":"1196","article-title":"a negative word-line voltage step-down erase pulse scheme with <formula formulatype=\"inline\"><tex notation=\"tex\">$\\delta v_{\\rm th} =1\/6 \\delta v_{\\rm erase}$<\/tex><\/formula> for enterprise ssd application ferroelectric (fe)-nand flash memories","author":"yajima","year":"2009","journal-title":"Extended Abstract Int Conf Solid State Devices Mater"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.828992"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977396"},{"key":"ref2","year":"0"},{"key":"ref1","article-title":"nand successful as a media for ssd","author":"takeuchi","year":"2008","journal-title":"Proc IEEE ISSCC"},{"key":"ref9","first-page":"915","article-title":"long-retention ferroelectric-gate fet with a (hfo<formula formulatype=\"inline\"><tex notation=\"tex\">$_{2}$<\/tex> <\/formula>)<formula formulatype=\"inline\"><tex notation=\"tex\">$_{\\rm x}$<\/tex> <\/formula> (al<formula formulatype=\"inline\"><tex notation=\"tex\">$_{2}$<\/tex> <\/formula>o<formula formulatype=\"inline\"><tex notation=\"tex\">$_{3}$<\/tex> <\/formula>)<formula formulatype=\"inline\"><tex notation=\"tex\">$_{1 - {\\rm x}}$<\/tex> <\/formula> buffer-insulating layer for 1t feram","author":"sakai","year":"2004","journal-title":"IEEE Int Electron Devices Meeting Tech Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5584926\/05584966.pdf?arnumber=5584966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:47Z","timestamp":1633913027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5584966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2061650","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}