{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,31]],"date-time":"2024-07-31T13:13:28Z","timestamp":1722431608626},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/jssc.2010.2063630","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T18:01:01Z","timestamp":1285783261000},"page":"2116-2129","source":"Crossref","is-referenced-by-count":57,"title":["A 86 MHz\u201312 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ\/Step TDC in 40 nm Digital CMOS"],"prefix":"10.1109","volume":"45","author":[{"given":"Jonathan","family":"Borremans","sequence":"first","affiliation":[]},{"given":"Kameswaran","family":"Vengattaramane","sequence":"additional","affiliation":[]},{"given":"Vito","family":"Giannini","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Debaillie","sequence":"additional","affiliation":[]},{"given":"Wim","family":"Van Thillo","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"},{"key":"ref11","first-page":"232","article-title":"a 12-bit vernier ring time-to-digital converter in 0.13 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex> <\/ref_formula> cmos technology","author":"yu","year":"2009","journal-title":"Proc VLSI Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280922"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874281"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"ref15","first-page":"480","article-title":"A 86 MHz&#x2013;12 GHz digital-intensive, phase-modulated fractional-N PLL, using a 15 pJ-per-shot 5 ps TDC in 40 nm digital CMOS","author":"borremans","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"417","article-title":"a 6 fj\/step, 5.5 ps time-to-digital converter for a digital pll in 40 nm digital lp cmos","author":"borremans","year":"0","journal-title":"RFIC Symp 2010"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032585"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894307"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884835"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014729"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493996"},{"key":"ref20","first-page":"321","article-title":"A 0.1&#x2013;5 GHz dual-VCO software-defined <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> frequency synthesizer in 45 nm digital CMOS","author":"nuzzo","year":"2009","journal-title":"Proc RFIC Symp"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020231"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004865"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523197"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032272"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899105"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5584926\/05584964.pdf?arnumber=5584964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:54Z","timestamp":1633913034000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5584964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2063630","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}