{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T12:02:26Z","timestamp":1648900946645},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/jssc.2010.2065610","type":"journal-article","created":{"date-parts":[[2010,10,27]],"date-time":"2010-10-27T20:18:45Z","timestamp":1288210725000},"source":"Crossref","is-referenced-by-count":3,"title":["A Low-Power Wide-Range Clock Synchronizer With Predictive-Delay-Adjustment Scheme for Continuous Voltage Scaling in DVFS"],"prefix":"10.1109","author":[{"given":"Masafumi","family":"Onouchi","sequence":"first","affiliation":[]},{"given":"Yusuke","family":"Kanno","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Saen","sequence":"additional","affiliation":[]},{"given":"Shigenobu","family":"Komatsu","sequence":"additional","affiliation":[]},{"given":"Yoshihiko","family":"Yasu","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Ishibashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342697"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493986"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705313"},{"key":"ref6","first-page":"533","article-title":"low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems","author":"kitahara","year":"2006","journal-title":"Proc 11th ASP-DAC"},{"key":"ref5","first-page":"104","article-title":"a 25-w soc with dual 2-ghz powertm cores and integrated memory and i\/o subsystems","author":"chen","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref2","first-page":"278","article-title":"a 52.4 mw 3-d graphics processor with 141 mvertices\/s vertex shader and 3 power domains of dynamic voltage and frequency scaling","author":"nam","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357185"},{"key":"ref1","first-page":"952","article-title":"A 90-nm CMOS low-power GSM\/EDGE multimedia-enhanced baseband processor with 380-MHz ARM9 and mixed-signal extensions","author":"lftner","year":"2006","journal-title":"Proc Int Solid State Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5607212\/05607214.pdf?arnumber=5607214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:32Z","timestamp":1633913132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5607214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2065610","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}