{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,3]],"date-time":"2024-08-03T05:57:11Z","timestamp":1722664631075},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/jssc.2010.2065650","type":"journal-article","created":{"date-parts":[[2010,10,27]],"date-time":"2010-10-27T20:18:45Z","timestamp":1288210725000},"source":"Crossref","is-referenced-by-count":2,"title":["0.5-V Low-$V _{\\rm T}$ CMOS Preamplifier for Low-Power and High-Speed Gigabit-DRAM Arrays"],"prefix":"10.1109","author":[{"given":"Akira","family":"Kotabe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshimitsu","family":"Yanagawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoru","family":"Akiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomonori","family":"Sekiguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"132","article-title":"a 1.35 v 4.3 gb\/s 1 gb lpddr2 dram with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application","author":"jeong","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"128","article-title":"1.2 v 1.6 gb\/s 56 nm 6f2 4 gb ddr3 sdram with hybrid-i\/o sense amplifier and segmented sub-array architecture","author":"moon","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"142","article-title":"low-<formula formulatype=\"inline\"><tex notation=\"tex\">${\\rm vt}$<\/tex><\/formula> small-offset gated preamplifier for sub-1 v gigabit dram arrays","author":"akiyama","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418975"},{"key":"ref2","article-title":"the quest for green: don't forget the memory","author":"klein","year":"2008","journal-title":"Denali MEMCON"},{"key":"ref1","year":"2007","journal-title":"Report to congress on server and data center energy efficiency"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5607212\/05607238.pdf?arnumber=5607238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:32Z","timestamp":1633913132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5607238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2065650","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}