{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T16:58:23Z","timestamp":1763225903998},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/jssc.2010.2067910","type":"journal-article","created":{"date-parts":[[2010,10,27]],"date-time":"2010-10-27T20:18:45Z","timestamp":1288210725000},"source":"Crossref","is-referenced-by-count":4,"title":["Tera-Scale Performance Machine Learning SoC (MLSoC) With Dual Stream Processor Architecture for Multimedia Content Analysis"],"prefix":"10.1109","author":[{"given":"Tse-Wei","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Sun","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Fang","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Han","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shao-Yi","family":"Chien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1998.710815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373398"},{"key":"ref12","first-page":"308","article-title":"a 125 gops 583 mw network-on-chip based parallel processor with bio-inspired visual attention engine","author":"kim","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523179"},{"key":"ref14","year":"1999","journal-title":"AMBA Specification (Rev 2 0)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"959","DOI":"10.1109\/34.541406","article-title":"image representation using 2d gabor wavelets","volume":"18","author":"lee","year":"1996","journal-title":"IEEE Trans Pattern Anal Mach Intell"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000029664.99615.94"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.928529"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777904"},{"key":"ref19","first-page":"1396","article-title":"a parallel median filter with pipelined scheduling for real-time 1d and 2d signal processing","volume":"e83 a","author":"hsia","year":"2000","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/34.946985"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2001.990517"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"962","DOI":"10.1109\/TVLSI.2006.884048","article-title":"an efficient digital vlsi implementation of gaussian mixture models-based classifier","volume":"14","author":"shi","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/34.895972"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.04DE08"},{"key":"ref7","first-page":"2578","article-title":"architectural analyses of k-means silicon intellectual property for image segmentation","author":"chen","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","author":"mitchell","year":"1997","journal-title":"Machine Learning"},{"key":"ref1","first-page":"1","article-title":"recognition, mining and synthesis moves computers to the era of tera","author":"dubey","year":"2005","journal-title":"Technology Intel Mag"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884868"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017543"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5607212\/05607247.pdf?arnumber=5607247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:43Z","timestamp":1633913143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5607247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2067910","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}