{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T05:42:04Z","timestamp":1648878124429},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/jssc.2010.2072591","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T19:22:30Z","timestamp":1285788150000},"source":"Crossref","is-referenced-by-count":1,"title":["50\u2013250 MHz \u0394\u03a3 DLL for Clock Synchronization"],"prefix":"10.1109","author":[{"given":"San-Jeow","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Qiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Huat","family":"Heng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"398","article-title":"a 0.4-to-1.6 ghz low osr with self-referenced multiphase generation","author":"yu","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"283","author":"ogata","year":"1990","journal-title":"Modern Control Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230265"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845989"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494094"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409189"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004575"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.272097"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref2","first-page":"396","article-title":"a low-jitter skew-calibrated multiphase clock generator for time-interleaved applications","author":"wu","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5607212\/05585833.pdf?arnumber=5585833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:36Z","timestamp":1633913076000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5585833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2072591","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}