{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:24:20Z","timestamp":1773246260625,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/jssc.2010.2075370","type":"journal-article","created":{"date-parts":[[2010,10,8]],"date-time":"2010-10-08T12:24:48Z","timestamp":1286540688000},"source":"Crossref","is-referenced-by-count":23,"title":["Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection"],"prefix":"10.1109","author":[{"given":"Chih-Ting","family":"Yeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.05.008"},{"key":"ref12","first-page":"298","article-title":"a low leakage low cost-pmos based power supply clamp with active feedback for esd protection in 65 nm cmos technologies","author":"smith","year":"2005","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883331"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1998.737047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1999.761607"},{"key":"ref16","first-page":"148","article-title":"investigation of gate to contact spacing effect on esd robustness of silicided deep submicron single finger nmos transistors","author":"oh","year":"2002","journal-title":"Proc IEEE Int Reliability Physics Symp"},{"key":"ref17","first-page":"69","article-title":"unexpected failure in power-rail esd clamp circuits of cmos integrated circuits in microelectronics systems during electrical fast transient (eft) test and the re-design solution","author":"ker","year":"2007","journal-title":"Proc 9th Int Zurich Symp Electromag Compat"},{"key":"ref18","first-page":"49","article-title":"transmission line pulsing techniques for circuit modeling of esd phenomena","author":"maloney","year":"1985","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.882203"},{"key":"ref4","year":"1999","journal-title":"Electrostatic Discharge Sensitivity TestingMachine Model (MM)Component Level"},{"key":"ref3","year":"2001","journal-title":"Electrostatic Discharge Sensitivity TestingHuman Body Model (HBM)Component Level"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012372"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272597"},{"key":"ref7","first-page":"1","article-title":"Boosted and Distributed Rail Clamp Networks for ESD Protection in Advanced CMOS Technologies","author":"michael stockinger","year":"2003","journal-title":"2003 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0470033479"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2000.890088"},{"key":"ref9","first-page":"179","article-title":"Design and Characterization of a Multi-RC-triggered MOSFET-based Power Clamp for on-chip ESD Protection","author":"junjun li","year":"2006","journal-title":"2006 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005451"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5607212\/05597958.pdf?arnumber=5597958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:02Z","timestamp":1633913162000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5597958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2075370","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}