{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,20]],"date-time":"2024-06-20T01:41:11Z","timestamp":1718847671141},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/jssc.2010.2075410","type":"journal-article","created":{"date-parts":[[2010,10,27]],"date-time":"2010-10-27T20:13:03Z","timestamp":1288210383000},"page":"2838-2849","source":"Crossref","is-referenced-by-count":80,"title":["A 12.3-mW 12.5-Gb\/s Complete Transceiver in 65-nm CMOS Process"],"prefix":"10.1109","volume":"45","author":[{"given":"Koji","family":"Fukuda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Yamashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Goichi","family":"Ono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Nemoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiichi","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noboru","family":"Masuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Takemoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fumio","family":"Yuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuya","family":"Saito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346536"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.824704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221160"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref16","first-page":"253","article-title":"a 100 mw 9.6 gb\/s transceiver in 90 nm cmos for next-generation memory interfaces","author":"prete","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"410","article-title":"0.94 ps-rms-jitter 0.016 mm 2.5 ghz multi-phase generator pll with 360 digitally programmable phase shift for 10 gb\/s serial links","author":"toifl","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref3","first-page":"98","article-title":"an 8 gb\/s transceiver with <formula formulatype=\"inline\"><tex notation=\"tex\">$3\\times $<\/tex><\/formula>-oversampling 2-threshold eye-tracking cdr circuit for <formula formulatype=\"inline\"><tex notation=\"tex\">$-36.8{\\hbox {db}}$<\/tex><\/formula>-loss backplane","author":"fukuda","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"182","article-title":"a 10 gb\/s compact low-power serial i\/o with dfe-iir equalization in 65 nm cmos","author":"liu","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref7","first-page":"46","article-title":"A 0.6 mW\/Gbps, 6.4&#x2013;8.0 Gbps serial link receiver using local injection-locked ring oscillators in 90 nm CMOS","author":"hu","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-Tap DFE\/4-Tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5625049\/05607322.pdf?arnumber=5607322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:33Z","timestamp":1633913193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5607322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2075410","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}