{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:58:28Z","timestamp":1705017508909},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2075430","type":"journal-article","created":{"date-parts":[[2010,10,19]],"date-time":"2010-10-19T18:36:31Z","timestamp":1287513391000},"page":"42-51","source":"Crossref","is-referenced-by-count":46,"title":["A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition"],"prefix":"10.1109","volume":"46","author":[{"family":"Seungjin Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jinwook Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Junyoung Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joonsoo Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Minsu Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hoi-Jun Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"260","article-title":"a 22.8 gops 2.83 mw neuro-fuzzy object detection engine for fast multi-object recognition","author":"kim","year":"0","journal-title":"Proc 2009 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2009.07.014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075430"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560256"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/21.256541"},{"key":"ref15","first-page":"219","article-title":"shifts in selective visual attention: towards the underlying neural circuitry","volume":"4","author":"koch","year":"1985","journal-title":"Human Neurobiol"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325978"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1991.3.4.546"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref4","first-page":"312","article-title":"a 512 gops fully-programmable digital image processor with full hd 1080p processing capabilities","author":"arakawa","year":"0","journal-title":"Proc IEEE ISSCC 2008 Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007157"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405769"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/34.730558","article-title":"a model of saliency-based visual attention for rapid scene analysis","volume":"20","author":"itti","year":"1998","journal-title":"IEEE Trans Pattern Anal Mach Intell"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031768"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000029664.99615.94"},{"key":"ref9","first-page":"26","article-title":"the brain mimicking visual attention engine: an 80<formula formulatype=\"inline\"><tex notation=\"tex\">$\\,\\times\\,$<\/tex> <\/formula>60 digital cellular neural network for rapid global feature extraction","author":"lee","year":"0","journal-title":"2008 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2009.99"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05599944.pdf?arnumber=5599944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:03Z","timestamp":1633913163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5599944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2075430","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}