{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:56:33Z","timestamp":1781884593860,"version":"3.54.5"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/jssc.2010.2077110","type":"journal-article","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T19:09:41Z","timestamp":1288984181000},"page":"2874-2881","source":"Crossref","is-referenced-by-count":123,"title":["A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\\mu$m CMOS"],"prefix":"10.1109","volume":"45","author":[{"given":"Seon-Kyoo","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Young-Hun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref11","first-page":"488","article-title":"a pvt tolerant 0.18 mhz to 600 mhz self-calibrated digital pll in 90 nm cmos process","author":"lin","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020961"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref16","first-page":"222","article-title":"a 2.8 gb\/s all-digital cdr with a 10 b monotonic dco","author":"oh","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5625049\/05609226.pdf?arnumber=5609226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:43Z","timestamp":1633913143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5609226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":16,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2077110","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}