{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T06:57:36Z","timestamp":1706079456320},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2079430","type":"journal-article","created":{"date-parts":[[2010,10,27]],"date-time":"2010-10-27T20:13:03Z","timestamp":1288210383000},"page":"119-130","source":"Crossref","is-referenced-by-count":22,"title":["A Family of 32 nm IA Processors"],"prefix":"10.1109","volume":"46","author":[{"given":"Nasser A.","family":"Kurd","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subramani","family":"Bhamidipati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Mozak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey L.","family":"Miller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Mosalikanti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy M.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali M.","family":"El-Husseini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Neidengard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramy E.","family":"Aly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahadev","family":"Nemani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muntaquim","family":"Chowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Intel&#x00AE; turbo boost technology in Intel&#x00AE; Core&#x2122; micoarchitecture (Nehalem) based processors","year":"2008"},{"key":"ref3","article-title":"westmere: a family of 32 nm ia processors","author":"kurd","year":"2010","journal-title":"IEEE ISSCC Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/15320370108500218"},{"key":"ref5","article-title":"Intel&#x00AE; trusted execution technology","year":"2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.257"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref2","article-title":"a family of 45 nm ia processors","author":"kumar","year":"2009","journal-title":"IEEE ISSCC Tech Dig"},{"key":"ref1","article-title":"a 32 nm logic technology featuring 2nd-generation high-k<formula formulatype=\"inline\"><tex notation=\"tex\">$+$<\/tex> <\/formula>metal-gate transistors, enhanced channel strain and 0.171 um2 sram cell size in a 291 mb array","author":"natarajan","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref9","year":"2009","journal-title":"Joint Electron Device Engineering Publication"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05607323.pdf?arnumber=5607323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:54Z","timestamp":1633913154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5607323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2079430","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}