{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:46Z","timestamp":1759146646179},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2080491","type":"journal-article","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T19:09:41Z","timestamp":1288984181000},"page":"131-144","source":"Crossref","is-referenced-by-count":36,"title":["A 40 nm 16-Core 128-Thread SPARC SoC Processor"],"prefix":"10.1109","volume":"46","author":[{"given":"Jinuk Luke","family":"Shin","sequence":"first","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Dawei","family":"Huang","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Bruce","family":"Petrick","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Changku","family":"Hwang","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Kenway W.","family":"Tam","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Alan","family":"Smith","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Ha","family":"Pham","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Hongping","family":"Li","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Timothy","family":"Johnson","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Francis","family":"Schumacher","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Ana Sonia","family":"Leon","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Allan","family":"Strong","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437561"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/HOTCHIPS.2009.7478380","article-title":"Sun's next-generation multi-threaded processor—Rainbow Falls","author":"patel","year":"2009","journal-title":"2009 Hot Chips 21 Symp"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/HOTCHIPS.2007.7482517","article-title":"victoria falls: scaling highly-threaded processor cores","author":"phillips","year":"2007","journal-title":"2007 Hot Chips 19 Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696060"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05609225.pdf?arnumber=5609225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,22]],"date-time":"2024-03-22T18:06:00Z","timestamp":1711130760000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5609225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2080491","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}