{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:13:22Z","timestamp":1774800802696,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2080611","type":"journal-article","created":{"date-parts":[[2010,11,17]],"date-time":"2010-11-17T21:15:09Z","timestamp":1290028509000},"page":"145-161","source":"Crossref","is-referenced-by-count":39,"title":["POWER7\u2122, a Highly Parallel, Scalable Multi-Core High End Server Processor"],"prefix":"10.1109","volume":"46","author":[{"given":"Dieter F.","family":"Wendel","sequence":"first","affiliation":[]},{"given":"Ron","family":"Kalla","sequence":"additional","affiliation":[]},{"given":"James","family":"Warnock","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Cargnoni","sequence":"additional","affiliation":[]},{"given":"Sam G.","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Joachim G.","family":"Clabes","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Dreps","sequence":"additional","affiliation":[]},{"given":"David","family":"Hrusecky","sequence":"additional","affiliation":[]},{"given":"Josh","family":"Friedrich","sequence":"additional","affiliation":[]},{"given":"Saiful","family":"Islam","sequence":"additional","affiliation":[]},{"given":"Jim","family":"Kahle","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Leenstra","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Mittal","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Paredes","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Pille","sequence":"additional","affiliation":[]},{"given":"Phillip J.","family":"Restle","sequence":"additional","affiliation":[]},{"given":"Balaram","family":"Sinharoy","sequence":"additional","affiliation":[]},{"given":"George","family":"Smith","sequence":"additional","affiliation":[]},{"given":"William J.","family":"Starke","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"A. James","family":"Van Norstrand","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Weitzel","sequence":"additional","affiliation":[]},{"given":"Phillip G.","family":"Williams","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Zyuban","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2008.4656275"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332740"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424375"},{"key":"ref15","article-title":"a wide range (1 ghz-to-15 ghz) fractional-n all-digital pll in 45 nm soi","author":"rylyakov","year":"2008","journal-title":"Proc CICC"},{"key":"ref16","article-title":"A 45 nm SOI embedded DRAM macro for the POWER7™ processor 32 MByte on-chip L3 cache","author":"barth","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref6","article-title":"A 32 kB 2R\/1W L1 data cache in 45 nm SOI technology for the POWER7™ processor","author":"pille","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346879"},{"key":"ref8","first-page":"446","article-title":"A 16 Gb\/s source-series terminated transmitter in 65nm CMOS SOI","author":"menolfi","year":"2007","journal-title":"IEEE ISSCC 2007 Dig Tech Papers"},{"key":"ref7","article-title":"The 3rd generation of IBM's elastic interface on POWER6™","author":"dreps","year":"2007","journal-title":"Hot Chips 19"},{"key":"ref2","article-title":"POWER7™ design","author":"starke","year":"2009","journal-title":"Hot Chips"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref9","year":"2009","journal-title":"Clocking in Modern VLSI Systems"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05623304.pdf?arnumber=5623304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:44Z","timestamp":1633913264000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5623304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2080611","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}