{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:53:52Z","timestamp":1766066032958},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/jssc.2010.2082272","type":"journal-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T19:08:43Z","timestamp":1289329723000},"page":"424-434","source":"Crossref","is-referenced-by-count":63,"title":["A 1.0\u20134.0-Gb\/s All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control"],"prefix":"10.1109","volume":"46","author":[{"given":"Heesoo","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deok-Soo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Do-Hwan","family":"Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref11","first-page":"603","article-title":"a 1.6 gbps digital clock and data recovery circuit","author":"hanumolu","year":"2006","journal-title":"Proc IEEE CICC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref13","first-page":"222","article-title":"a 2.8 gb\/s all-digital cdr with a 10 b monotonic dco","author":"oh","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref15","first-page":"332","article-title":"improving cdr performance via estimation","author":"lee","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405739"},{"key":"ref17","author":"walker","year":"2003","journal-title":"Phase-Locking in High Performance Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2009.9.1.014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405753"},{"key":"ref7","first-page":"134","article-title":"a 1-4 gbps quad transceiver cell using pll with gate-current leakage compensator in 90 nm cmos","author":"frans","year":"2004","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2003.818566","article-title":"a 40-gb\/s clock and data recovery circuit in 0.18-<ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos technology","volume":"38","author":"lee","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref9","first-page":"488","article-title":"a pvt tolerant 0.18 mhz to 600 mhz self-calibrated digital pll in 90 nm cmos process","author":"lin","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405751"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545492"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5702419\/05610742.pdf?arnumber=5610742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:41Z","timestamp":1633913261000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5610742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2082272","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}