{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T22:36:28Z","timestamp":1767911788489,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2084450","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:27:30Z","timestamp":1291152450000},"page":"97-106","source":"Crossref","is-referenced-by-count":29,"title":["A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Changhyuk","family":"Lee","sequence":"first","affiliation":[]},{"given":"Sok-Kyu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sunghoon","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Jinhaeng","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wonsun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yongdeok","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Chaekyu","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Sanghwa","family":"Chung","sequence":"additional","affiliation":[]},{"given":"In-Suk","family":"Yun","sequence":"additional","affiliation":[]},{"given":"Byoungin","family":"Joo","sequence":"additional","affiliation":[]},{"given":"Byoungkwan","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Jeeyul","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jeakwan","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hyunjong","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Yujong","family":"Noh","sequence":"additional","affiliation":[]},{"given":"Jooyun","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Moonsoo","family":"Sung","sequence":"additional","affiliation":[]},{"given":"Daeil","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Sanghwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jeawon","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Taeho","family":"Jeon","sequence":"additional","affiliation":[]},{"given":"Heejoung","family":"Park","sequence":"additional","affiliation":[]},{"given":"Joong-Seob","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yo-Hwan","family":"Koh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"200","article-title":"analysis of detrap current due to oxide traps to improve flash memory retention","author":"yamada","year":"2000","journal-title":"Proc IEEE IRPS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref10","author":"rao","year":"1989","journal-title":"Error-control coding for computer systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802355"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.820645"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref7","first-page":"236","article-title":"a 172 <formula formulatype=\"inline\"> <tex notation=\"tex\">${\\hbox {mm}}^{2}$<\/tex><\/formula> 32 gb mlc nand flash memory in 34 nm cmos","author":"zeng","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"240","article-title":"a 48 nm 32 gb 8-level nand flash memory with 5.5 mb\/s program throughput","author":"chang","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32846"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977400"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05641590.pdf?arnumber=5641590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:31Z","timestamp":1633913011000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5641590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2084450","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}