{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:48:24Z","timestamp":1761662904161},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2084490","type":"journal-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T21:13:19Z","timestamp":1289423599000},"page":"76-84","source":"Crossref","is-referenced-by-count":21,"title":["A 32 nm High-k Metal Gate SRAM With Adaptive Dynamic Stability Enhancement for Low-Voltage Operation"],"prefix":"10.1109","volume":"46","author":[{"given":"Pramod","family":"Kolar","sequence":"first","affiliation":[]},{"given":"Eric","family":"Karl","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Henry","family":"Nho","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref11","first-page":"458","article-title":"a process-variation-tolerant dual-power-supply sram with 0.179 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}^{2}$<\/tex> <\/ref_formula> cell in 40 nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"211","article-title":"a 45 nm dual-port sram with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672107"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref4","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346778"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221219"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.845891"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034082"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2002351"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref2","first-page":"102","article-title":"the implementation of power7: a highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref21","first-page":"210","article-title":"a 0.6 v 45 nm adaptive dual-rail sram compiler circuit design for lower vddmin vlsis","author":"chen","year":"2008","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref24","first-page":"348","article-title":"a configurable sram with constant-negative-level write buffer for low-voltage operation with 0.149 <ref_formula> <tex notation=\"tex\">${\\rm um}^{2}$<\/tex><\/ref_formula> cell in 32 nm high-k metal-gate cmos","volume":"53","author":"fujimura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"15","article-title":"an sram design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage","author":"pilo","year":"2006","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05621844.pdf?arnumber=5621844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:52Z","timestamp":1633913212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5621844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2084490","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}