{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:00:38Z","timestamp":1761580838146},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/jssc.2010.2085991","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:27:30Z","timestamp":1291152450000},"page":"107-118","source":"Crossref","is-referenced-by-count":28,"title":["A 7 Gb\/s\/pin 1 Gbit GDDR5 SDRAM With 2.5 ns Bank to Bank Active Time and No Bank Group Restriction"],"prefix":"10.1109","volume":"46","author":[{"given":"Tae-Young","family":"Oh","sequence":"first","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Min-Sang","family":"Park","sequence":"additional","affiliation":[]},{"given":"Ji-Hoon","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Yong-Ki","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Dae-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Dong-Min","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hye-Ran","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyun-Joong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jin-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jin-Kook","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Sik","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Byeong-Cheol","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sang-Hyup","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Jae-Hyung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jae-Young","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chang-Ho","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Yunseok","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Beom-Sig","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Sam-Young","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Hyang-Ja","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Young-Ryeol","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Gil-Shin","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Cheol-Goo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seok-Won","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Jeong-Don","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref3","first-page":"138","article-title":"wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54 nm 7 gb\/s gddr5 dram interface","author":"shin","year":"2009","journal-title":"2009 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","first-page":"3518","article-title":"an sdram controller optimized for high definition video coding application","author":"zhu","year":"2008","journal-title":"Proc 2008 IEEE Int Symp Circuits and Systems (ISCAS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031527"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.799867"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.777107"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5673672\/05643091.pdf?arnumber=5643091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:53Z","timestamp":1633913213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5643091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2085991","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}