{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T21:59:34Z","timestamp":1769551174764,"version":"3.49.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/jssc.2010.2091321","type":"journal-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T13:42:31Z","timestamp":1292074951000},"page":"520-529","source":"Crossref","is-referenced-by-count":111,"title":["A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications"],"prefix":"10.1109","volume":"46","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Shi-Wei","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Po-Wei","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Wei-Cheng","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref30","first-page":"211","article-title":"a 45 nm dual-port sram with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref37","first-page":"254","author":"ishikura","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886397"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903072"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.11.063"},{"key":"ref21","first-page":"388","article-title":"a 32 kb 10 t subthreshold sram array with bit-interleaving and differential read scheme in 90 nm cmos","author":"chang","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"2572","article-title":"a 4.2 ghz 0.3 mm<formula formulatype=\"inline\"> <tex notation=\"tex\">$^{2}$<\/tex><\/formula> 256 kb dual-v<formula formulatype=\"inline\"> <tex notation=\"tex\">$_{\\rm cc}$<\/tex><\/formula> sram building block in 65 nm cmos","author":"khellah","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"210","article-title":"a 0.6 v 45 nm adaptive dual-rail sram compiler circuit design for lower vdd<formula formulatype=\"inline\"><tex notation=\"tex\">${\\_}$<\/tex> <\/formula>min vlsis","author":"chen","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref25","first-page":"2564","article-title":"A 5.6 GHz 64 KB dual-read data cache for the POWER6&#x2122; processor","author":"davis","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/4.777106"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888767"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref12","first-page":"386","article-title":"a 100 nm double-stacked 500 mhz 72 mb separate-i\/o synchronous sram with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref14","first-page":"458","article-title":"a process-variation-tolerant dual-power-supply sram with 0.179 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex notation=\"tex\">$^2$<\/tex><\/formula> cell in 40 nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref16","first-page":"1","article-title":"scaling of 32 nm low power sram with high-k metal gate","author":"yang","year":"2008","journal-title":"Int Electron Devices Meeting (IEDM) Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref4","first-page":"94","article-title":"ultra-low power digital subthreshold logic circuits","author":"soeleman","year":"1999","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"ref3","first-page":"200","article-title":"picoradios for wireless sensor networks: the next challenge in ultra-low-power design","author":"rabaey","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342695"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881549"},{"key":"ref45","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref48","first-page":"332","article-title":"a sub-200 mv 6t sram in 0.13 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu$<\/tex><\/formula>m cmos","author":"zhai","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref47","first-page":"382","article-title":"A single-power-supply 0.7 V 1 GHz 45 nm SRAM with an asymmetrical unit-&#x00DF;-ratio memory cell","author":"kawasumi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref42","first-page":"560","article-title":"a 100 mhz to 1 ghz, 0.35 v to 1.5 v supply 256<formula formulatype=\"inline\"><tex notation=\"tex\">$\\,\\times\\,$<\/tex> <\/formula>64 sram block using symmetrized 9t sram cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc Conf VLSI Design"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"ref43","first-page":"2592","article-title":"a 256 kb subthreshold sram in 65 nm cmos","author":"calhoun","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5702419\/05658117.pdf?arnumber=5658117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:48Z","timestamp":1633909668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5658117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":54,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2091321","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}