{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:58:25Z","timestamp":1761418705951},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/jssc.2010.2091324","type":"journal-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T18:21:23Z","timestamp":1292350883000},"page":"530-536","source":"Crossref","is-referenced-by-count":18,"title":["A 128 Mb Chain FeRAM and System Design for HDD Application and Enhanced HDD Performance"],"prefix":"10.1109","volume":"46","author":[{"given":"Daisaburo","family":"Takashima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasushi","family":"Nagadomi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kosuke","family":"Hatsuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohji","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuso","family":"Fujii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"nand flash memory and system designs for ssd application","author":"takashima","year":"2009","journal-title":"Forum of SSD Memory Subsystem Innovation IEEE Int Solid-State Circuits Conf"},{"key":"ref11","year":"0"},{"key":"ref12","year":"0"},{"key":"ref13","year":"0"},{"key":"ref4","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1549750"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373213"},{"key":"ref5","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.668994"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APMRC.2009.4925394"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SICE.2006.314686"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091324"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5702419\/05659871.pdf?arnumber=5659871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:48Z","timestamp":1633909668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5659871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2091324","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}