{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T07:04:45Z","timestamp":1648623885857},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/jssc.2010.2096114","type":"journal-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T13:53:01Z","timestamp":1294408381000},"page":"537-545","source":"Crossref","is-referenced-by-count":1,"title":["Electrostatic Discharge Protection Design for High-Voltage Programming Pin in Fully-Silicided CMOS ICs"],"prefix":"10.1109","volume":"46","author":[{"given":"Ming-Dou","family":"Ker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Yi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wuu-Trong","family":"Shieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I-Ju","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"96","article-title":"High voltage resistant ESD protection circuitry for 0.5 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex> <\/ref_formula> CMOS OTP\/EPROM programming pin","author":"schrder","year":"1998","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379676"},{"key":"ref12","year":"2001","journal-title":"Electrostatic Discharge Sensitivity TestingHuman Body Model (HBM)Component Level ESD Association"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.871414"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(01)00317-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.856040"},{"key":"ref17","year":"0","journal-title":"EPROM\/ROM Memory Programming\/Verify Specification"},{"key":"ref18","year":"0","journal-title":"1-Megabit (128 K 8) OTP EPROM"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.07.051"},{"key":"ref28","first-page":"49","article-title":"transmission line pulsing techniques for circuit modeling of esd phenomena","author":"maloney","year":"1985","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0470033479"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1997.634246"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.871316"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(01)00030-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2000.890023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2031003"},{"key":"ref7","first-page":"1","article-title":"Active-Area-Segmentation (AAS) Technique for Compact, ESD Robust, Fully Silicided NMOS Design","author":"bart keppens","year":"2003","journal-title":"2003 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3476.739174"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880603"},{"key":"ref20","year":"1997","journal-title":"Electrostatic discharge system for mixed voltage application specific integrated circuit design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2000.890022"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/7298.995833"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2006.1666144"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.869944"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.815200"},{"key":"ref25","first-page":"365","article-title":"esd characterization of grounded-gate nmos with <ref_formula> <tex notation=\"tex\">$0.35\\ \\mu{\\hbox {m}}\/18\\ \\hbox{v}$<\/tex><\/ref_formula> technology employing transmission line pulser (tlp) test","author":"jeon","year":"2002","journal-title":"Proc EOS\/ESD Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5702419\/05680922.pdf?arnumber=5680922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:18Z","timestamp":1633909578000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5680922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2096114","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}