{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T06:38:12Z","timestamp":1719643092524},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/jssc.2011.2105670","type":"journal-article","created":{"date-parts":[[2011,2,18]],"date-time":"2011-02-18T17:44:13Z","timestamp":1298051053000},"page":"1183-1197","source":"Crossref","is-referenced-by-count":15,"title":["A 6.25 Gb\/s Voltage-Time Conversion Based Fractionally Spaced Linear Receive Equalizer for Mesochronous High-Speed Links"],"prefix":"10.1109","volume":"46","author":[{"given":"Sanquan","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Stojanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref11","first-page":"222","article-title":"A fractionally spaced linear receive equalizer with voltage-to-time conversion","author":"song","year":"2009","journal-title":"2009 Symp VLSI Technology Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3136-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908770"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005536"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6911(86)90011-3"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1986.1168755"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1908","DOI":"10.1109\/JSSC.2006.875302","article-title":"A 0.5 to 3.5-Gb\/s adaptive FIR equalizer with continuous-time wide-bandwidth delay line in 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","volume":"41","author":"lin","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905233"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819084"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"ref21","first-page":"131","article-title":"A 125-MHz CMOS mixed-signal equalizer for gigabit ethernet on copper wire","author":"lee","year":"2001","journal-title":"Proc 2001 IEEE Custom Integrated Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5754321\/05715897.pdf?arnumber=5715897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:40Z","timestamp":1633909960000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5715897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2105670","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}