{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:27:56Z","timestamp":1772119676027,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/jssc.2011.2105690","type":"journal-article","created":{"date-parts":[[2011,4,26]],"date-time":"2011-04-26T14:33:11Z","timestamp":1303828391000},"page":"1198-1213","source":"Crossref","is-referenced-by-count":20,"title":["A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique"],"prefix":"10.1109","volume":"46","author":[{"given":"Kuo-Hsing","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Liang","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Hsien","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2009","journal-title":"HSPICE User Guide Ver C-2009 03"},{"key":"ref38","first-page":"1296","article-title":"Improving CDR performance via estimation","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"2500","DOI":"10.1109\/JSSC.2006.883325","article-title":"A quantization noise suppression technique for <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> fractional-N frequency synthesizers","volume":"41","author":"yang","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/4.848214","article-title":"A family of low-power truly modular programmable dividers in standard 0.35-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS technology","volume":"35","author":"vaucher","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842851"},{"key":"ref30","author":"black","year":"1953","journal-title":"Modulation Theory"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"},{"key":"ref36","first-page":"170","article-title":"An eight channel 36 GSample\/s CMOS timing analyzer","author":"weinlader","year":"2000","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref10","first-page":"160","article-title":"Spread-spectrum clock generator for serial ATA using fractional PLL controlled by <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula> modulator with level shifter","author":"kokubo","year":"2005","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref40","year":"2010","journal-title":"EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.919993"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681820"},{"key":"ref13","first-page":"455","article-title":"A 1.5 GHz spread spectrum clock generator with a 5000 ppm piecewise linear modulation","author":"song","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013756"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031577"},{"key":"ref16","article-title":"SATA: High speed serialized AT attachment","year":"2009"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.2.497"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.778860"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023945"},{"key":"ref28","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918194"},{"key":"ref27","author":"razavi","year":"2002","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.859063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221175"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2008.2012115"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809521"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015045"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.852221"},{"key":"ref9","first-page":"162","article-title":"A low-jitter 5000 ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"lee","year":"2005","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.1994.385656"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320969"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926975"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886525"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811872"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2048771"},{"key":"ref41","year":"2001","journal-title":"Overview on Phase Noise and Jitter"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043461"},{"key":"ref44","first-page":"476","article-title":"A 3 MHz-BW 3.6 GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation","author":"zanuso","year":"2010","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826338"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028927"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.918915"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5754321\/05754326.pdf?arnumber=5754326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:43Z","timestamp":1633909603000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5754326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2105690","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}