{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,25]],"date-time":"2026-08-25T15:27:16Z","timestamp":1787671636873,"version":"build-2736575974"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/jssc.2011.2108125","type":"journal-article","created":{"date-parts":[[2011,3,4]],"date-time":"2011-03-04T15:42:11Z","timestamp":1299253331000},"page":"838-847","source":"Crossref","is-referenced-by-count":240,"title":["A 12-GS\/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration"],"prefix":"10.1109","volume":"46","author":[{"given":"Manar","family":"El-Chammas","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref32","first-page":"544","article-title":"A 24 GS\/s 6 b ADC in 90 nm CMOS","volume":"1","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","first-page":"2340","article-title":"A 22 GS\/s 5 b ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex> <\/formula> SiGe BiCMOS","volume":"1","author":"schvan","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"262","article-title":"A 3 b 40 GS\/s ADC-DAC in 0.12 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex> <\/formula> SiGe","volume":"1","author":"cheng","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref34","first-page":"390","article-title":"A 40 GS\/s 6 b ADC in 65 nm CMOS","volume":"1","author":"greshishchev","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/ISSCC.2003.1234315","article-title":"A 20 GS\/s 8b ADC with a 1 MB memory in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","volume":"1","author":"poulton","year":"2003","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926314"},{"key":"ref12","author":"el-chammas","year":"2010","journal-title":"Background calibration of timing skew in time-interleaved A\/D converters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1956.1056822"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051359"},{"key":"ref16","first-page":"2310","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4 b ADC in a 90 nm digital CMOS process","volume":"1","author":"van der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref19","article-title":"Design techniques for ultra-low-power and compact transceivers in CMOS","author":"toifl","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/35.747256"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378335"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/19.668271"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"ref29","author":"murmann","year":"0","journal-title":"ADC Performance Survey 19972010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052844"},{"key":"ref2","first-page":"436","article-title":"A 12.5 Gb\/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","volume":"1","author":"harwood","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/79.482137"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884331"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2007.4286149"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529581"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826317"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1086004"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1109\/TCSII.2008.918972","article-title":"Advantages of shift registers over DLLs for flexible low jitter multiphase clock generation","volume":"55","author":"gao","year":"2008","journal-title":"IEEE Trans Circuits Syst II Express Briefs"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5738962\/05723022.pdf?arnumber=5723022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:47Z","timestamp":1633909967000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5723022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2108125","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}