{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:15:12Z","timestamp":1764173712081},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/jssc.2011.2108127","type":"journal-article","created":{"date-parts":[[2011,3,2]],"date-time":"2011-03-02T04:42:21Z","timestamp":1299040941000},"page":"965-973","source":"Crossref","is-referenced-by-count":21,"title":["A 0.55 V 10 fJ\/bit Inductive-Coupling Data Link and 0.7 V 135 fJ\/Cycle Clock Link With Dual-Coil Transmission Scheme"],"prefix":"10.1109","volume":"46","author":[{"given":"Noriyuki","family":"Miura","sequence":"first","affiliation":[]},{"given":"Tsunaaki","family":"Shidei","sequence":"additional","affiliation":[]},{"given":"Yuxiang","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Shusuke","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"Keita","family":"Takatsu","sequence":"additional","affiliation":[]},{"given":"Yuji","family":"Kiyota","sequence":"additional","affiliation":[]},{"given":"Yuichi","family":"Asano","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320976"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493970"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469402"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234260"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249442"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469403"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332634"},{"key":"ref17","first-page":"201","article-title":"A 20 fJ\/bit inductive-coupling data link with dual-coil transmission scheme","author":"miura","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914716"},{"key":"ref4","first-page":"436","article-title":"An 8 Tb\/s 1 pJ\/b 0.8 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula>\/Tb\/s QDR inductive-coupling interface between 65 nm CMOS and 0.1 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m DRAM","author":"miura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"448","article-title":"Two 10 Gb\/s\/pin low-power interconnect methods for 3-D ICs","author":"gu","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568618"},{"key":"ref5","first-page":"356","article-title":"3D capacitive interconnections with mono- and bidirectional capabilities","author":"fazzi","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469402"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373442"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref1","first-page":"97","article-title":"A 65 fJ\/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3-D system integration","author":"niitsu","year":"2008","journal-title":"A-SSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977517"},{"key":"ref22","first-page":"131","article-title":"Interference from power\/signal lines and to SRAM circuits in 65 nm CMOS inductive-coupling link","author":"niitsu","year":"2007","journal-title":"A-SSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071670"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977399"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.2.200"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433947"},{"key":"ref25","first-page":"440","article-title":"A 2 Gb\/s 1.8 pJ\/b\/chip inductive-coupling through-chip bus for 128-die nand-flash memory stacking","author":"saito","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5738962\/05720524.pdf?arnumber=5720524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:48Z","timestamp":1633909968000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5720524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2108127","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}