{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T22:51:08Z","timestamp":1770331868770,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/jssc.2011.2108131","type":"journal-article","created":{"date-parts":[[2011,2,22]],"date-time":"2011-02-22T19:15:47Z","timestamp":1298402147000},"page":"767-776","source":"Crossref","is-referenced-by-count":103,"title":["53 Gbps Native ${\\rm GF}(2 ^{4}) ^{2}$ Composite-Field AES-Encrypt\/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors"],"prefix":"10.1109","volume":"46","author":[{"given":"Sanu K.","family":"Mathew","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farhana","family":"Sheikh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kounavis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shay","family":"Gueron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469370"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830936"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5326020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356679"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/JSSC.2008.2007164","article-title":"A 320 mV 56 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {W}}$<\/tex><\/formula> 411 GOPS\/Watt ultra-low voltage motion estimation accelerator in 65 nm CMOS","volume":"44","author":"kaul","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"ref6","author":"gueron","year":"2004","journal-title":"Embedded Cryptographic Hardware Methodologies and Architectures"},{"key":"ref5","first-page":"175","article-title":"Efficient Rijndael encryption with composite field arithmetic","author":"rudra","year":"2001","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref7","first-page":"239","article-title":"A compact Rijndael hardware architecture with SBox optimization","author":"satoh","year":"2001","journal-title":"Proc ASIACRYPT 2001 Lecture Notes in Computer Science 2248"},{"key":"ref2","first-page":"152","article-title":"A multi-format Blu-ray player SOC in 90 nm CMOS","author":"ju","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5738962\/05719132.pdf?arnumber=5719132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:50Z","timestamp":1633909970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5719132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2108131","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}