{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:04:01Z","timestamp":1779203041556,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/jssc.2011.2109511","type":"journal-article","created":{"date-parts":[[2011,3,15]],"date-time":"2011-03-15T15:01:57Z","timestamp":1300201317000},"page":"848-858","source":"Crossref","is-referenced-by-count":108,"title":["A CMOS 6-Bit 16-GS\/s Time-Interleaved ADC Using Digital Background Calibration Techniques"],"prefix":"10.1109","volume":"46","author":[{"family":"Chun-Cheng Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Yi Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jieh-Tsorng Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"390","article-title":"A 40 GS\/s 6 b ADC in 65 nm CMOS","author":"greshishchev","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.861887"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008477"},{"key":"ref17","first-page":"2310","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4 b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.972135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847215"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001936"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841033"},{"key":"ref8","first-page":"544","article-title":"A 24 GS\/s 6 b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234315"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.735534"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.801191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5738962\/05728869.pdf?arnumber=5728869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:25Z","timestamp":1633909945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5728869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2109511","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}