{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:23:35Z","timestamp":1772205815271,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/jssc.2011.2109630","type":"journal-article","created":{"date-parts":[[2011,3,4]],"date-time":"2011-03-04T15:42:11Z","timestamp":1299253331000},"page":"828-837","source":"Crossref","is-referenced-by-count":38,"title":["1-Tbyte\/s 1-Gbit DRAM Architecture Using 3-D Interconnect for High-Throughput Computing"],"prefix":"10.1109","volume":"46","author":[{"given":"Tomonori","family":"Sekiguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuo","family":"Ono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Kotabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshimitsu","family":"Yanagawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"132","article-title":"A 31 ns random cycle VCAT-based <ref_formula><tex Notation=\"TeX\">$\\hbox{4F}^{2}$<\/tex> <\/ref_formula> DRAM with enhanced cell efficiency","author":"song","year":"2009","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.991387"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.5931"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977307"},{"key":"ref3","first-page":"58","article-title":"3D integration for energy efficient system design","author":"borkar","year":"2009","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref6","first-page":"342","article-title":"A 45 nm SOI embedded DRAM macro for POWER7 32 MB on-chip L3 cache","author":"barth","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838001"},{"key":"ref7","first-page":"187","article-title":"1-Tbyte\/s 1-Gbit DRAM architecture with micro-pipelined 16-DRAM cores, 8-ns cycle array and 16-Gbit\/s 3-D interconnect for high throughput computing","author":"ono","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref9","first-page":"262","article-title":"Optimizing communication and capacity in a 3-D stacked reconfigurable cache hierarchy","author":"madan","year":"2009","journal-title":"Symp IEEE High Performance Computer Architecture (HPCA)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5738962\/05723774.pdf?arnumber=5723774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:25Z","timestamp":1633909945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5723774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2109630","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}