{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T15:36:23Z","timestamp":1783438583510,"version":"3.54.6"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/jssc.2011.2112232","type":"journal-article","created":{"date-parts":[[2011,3,22]],"date-time":"2011-03-22T15:31:14Z","timestamp":1300807874000},"page":"1147-1157","source":"Crossref","is-referenced-by-count":66,"title":["An All-Digital 12 pJ\/Pulse IR-UWB Transmitter Synthesized From a Standard Cell Library"],"prefix":"10.1109","volume":"46","author":[{"family":"Youngmin Park","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D D","family":"Wentzloff","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020466"},{"key":"ref13","first-page":"197","article-title":"A 75 pJ\/bit all-digital quadrature coherent IR-UWB transceiver in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"barajas","year":"2010","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symp (RFIC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2007.366741"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2005.863817"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2008787"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804088"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902539"},{"key":"ref4","first-page":"476","article-title":"A 3 MHz-BW 3.6 GHz digital franctional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation","author":"zanuso","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.816921"},{"key":"ref5","first-page":"478","article-title":"A 1.4 psrms-period-jitter TDC-Less fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS","author":"grollitsch","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","first-page":"547","article-title":"A 1 V 11b 200 MS\/s pipelined ADC with digital background calibration in 65 nm CMOS","author":"hsueh","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref2","first-page":"470","article-title":"A 2.1-to-2.8 GHz all-digital frequency synthesizer with a time-windowed TDC","author":"tokairin","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"468","article-title":"A 3.5 GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation","author":"weltin-wu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373616"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1995.512012"},{"key":"ref21","first-page":"463","article-title":"An explicit RC-circuit delay approximation based on the first three moments of the impulse response","author":"tutuianu","year":"1998","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106806"},{"key":"ref23","first-page":"4237","article-title":"An analytical delay model for RLC interconnects","author":"kahng","year":"1996","journal-title":"IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5754321\/05735168.pdf?arnumber=5735168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:26Z","timestamp":1633910006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5735168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2112232","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}