{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:44Z","timestamp":1763468024915},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/jssc.2011.2117050","type":"journal-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T20:20:14Z","timestamp":1302294014000},"page":"1011-1022","source":"Crossref","is-referenced-by-count":51,"title":["Design of a Dual W- and D-Band PLL"],"prefix":"10.1109","volume":"46","author":[{"given":"Shahriar","family":"Shahramian","sequence":"first","affiliation":[]},{"given":"Adam","family":"Hart","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Tomkins","sequence":"additional","affiliation":[]},{"given":"Anthony","family":"Chan Carusone","sequence":"additional","affiliation":[]},{"given":"Patrice","family":"Garcia","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Chevalier","sequence":"additional","affiliation":[]},{"given":"Sorin P.","family":"Voinigescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024102"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900769"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2004.1392529"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561424"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2009.5314246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2007.4351848"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900289"},{"key":"ref14","first-page":"196","article-title":"A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS","author":"chihun","year":"2007","journal-title":"2007 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2008.4662726"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1414","DOI":"10.1109\/JSSC.2008.922719","article-title":"A 75-GHz phase-locked loop in 90-nm CMOS technology","volume":"43","author":"jri","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561442"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977415"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2010.5518069"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.833757"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433832"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2007.380854"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2010.5517925"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2006.319873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2009.5314245"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.921268"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2034071"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2002934"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040234"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523268"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2010.5515925"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2006.249555"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977524"},{"key":"ref26","author":"banerjee","year":"2006","journal-title":"PLL Performance Simulation and Design"},{"key":"ref25","author":"steinhauer","year":"2007","journal-title":"Untersuchung Eines Systemkonzeptes fur KFZ-Radarsensoren auf der Basis Monolithish Integrierter Hochfrequenzmodule"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5754321\/05746544.pdf?arnumber=5746544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T13:55:53Z","timestamp":1640267753000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2117050","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}