{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T22:08:19Z","timestamp":1769638099680,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/jssc.2011.2118130","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T19:43:58Z","timestamp":1301427838000},"page":"1076-1088","source":"Crossref","is-referenced-by-count":41,"title":["A 90 nm-CMOS, 500 Mbps, 3\u20135 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization"],"prefix":"10.1109","volume":"46","author":[{"family":"Changhui Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R","family":"Khanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Nejedlo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kangmin Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Huaping Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P Y","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118130"},{"key":"ref11","first-page":"46","article-title":"A 0.6 mW\/Gbps, 6.4&#x2013;8.0 Gbps serial link receiver using local, injection-locked ring oscillators in 90 nm CMOS","author":"hu","year":"2009","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref12","author":"wentzloff","year":"2007","journal-title":"Pulse-based ultra-wideband transmitter for digital communication"},{"key":"ref13","first-page":"94","author":"lathi","year":"2007","journal-title":"Modern Digital and Analog Communication Systems"},{"key":"ref14","author":"keignart","year":"2002","journal-title":"UWB Channel Modeling Contribution from CEA-LETI and STMicroelectronics"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.56"},{"key":"ref17","first-page":"307","article-title":"Transmitter equalization for multipath interference cancellation in impulse radio ultra-wideband(IR-UWB) transceivers","author":"hu","year":"2009","journal-title":"Proc IEEE Int Symp VLSI-DAT"},{"key":"ref18","first-page":"311","article-title":"A self-healing 2.4 GHz LNA with on-chip S11\/S21 measurement\/calibration for in-situ PVT compensation","author":"karthik","year":"2010","journal-title":"IEEE RFIC Symp Dig"},{"key":"ref19","first-page":"92","article-title":"Subharmonically injection-locked PLLs for ultra-low-noise clock generation","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","first-page":"230","article-title":"A 0.92\/5.3 nJ\/b UWB impulse radio SoC for communication and localization","author":"zheng","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"250","article-title":"A Reconfigurable, 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex><\/formula> CMOS 110 pJ\/pulse, fully integrated IR-UWB receiver for communication and sub-cm ranging","author":"verhelst","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"228","article-title":"A fully integrated 802.15.4a IR-UWB transceiver in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS with digital RRC synthesis","author":"joo","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"120","article-title":"A 1.1 V 3.1-to-9.5 GHz MB-OFDM UWB transceiver in 90 nm CMOS","author":"tanaka","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373616"},{"key":"ref5","first-page":"312","article-title":"A 1.1 nJ\/b 802.15.4a-compliant fully integrated UWB transceiver in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex><\/formula> CMOS","author":"lachartre","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373615"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135491"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.872070"},{"key":"ref9","first-page":"200","article-title":"A 23 mW baseband impulse-uwb transceiver front-end","author":"o'donnell","year":"2009","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref1","year":"2002","journal-title":"First Report and Order"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9292"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433960"},{"key":"ref25","first-page":"240","article-title":"A 90 mW 4 Gb\/s equalized I\/O circuit with input offset cancellation","author":"lee","year":"2000","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5754321\/05738696.pdf?arnumber=5738696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:55Z","timestamp":1633909975000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5738696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":28,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2118130","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}