{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:13:00Z","timestamp":1780636380122,"version":"3.54.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/jssc.2011.2125030","type":"journal-article","created":{"date-parts":[[2011,5,25]],"date-time":"2011-05-25T17:46:42Z","timestamp":1306345602000},"page":"1416-1432","source":"Crossref","is-referenced-by-count":38,"title":["An 847\u2013955 Mb\/s 342\u2013397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for WiMAX System in 0.13 $\\mu$m CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Bo","family":"Xiang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dan","family":"Bao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuangqu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","first-page":"211","article-title":"A 4.84 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 847&#x2013;955 Mb\/s 397 mW dual-path fully-overlapped QC-LDPC decoder for the WiMAX system in 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"xiang","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2007.750"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864133"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/TCSI.2009.2019395","article-title":"Programmable architecture for flexi-mode QC-LDPC decoder supporting wireless LAN\/MAN applications and beyond","volume":"57","author":"bao","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1974.1055186"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916610"},{"key":"ref34","first-page":"527","article-title":"A flexible decoder IC for WiMAX QC-LDPC codes","author":"kuo","year":"2008","journal-title":"Proc IEEE CICC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2006.880240"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref12","first-page":"459","article-title":"A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"darabiha","year":"2007","journal-title":"Proc IEEE CICC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118296"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/TVLSI.2008.2005308","article-title":"High-throughput layered LDPC decoding architecture","volume":"17","author":"cui","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref15","first-page":"286","article-title":"A 47 Gb\/s LDPC decoder with improved low error rate performance","author":"zhang","year":"2009","journal-title":"IEEE VLSI Circuits Symp Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.826194"},{"key":"ref17","first-page":"220","article-title":"Partly parallel overlapped sum-product decoder architectures for quasi-cyclic LDPC codes","author":"chen","year":"2006","journal-title":"Proc IEEE SiPS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566483"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049697"},{"key":"ref28","first-page":"446","article-title":"A 135 Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes","volume":"1","author":"urard","year":"2005","journal-title":"IEEE ISSCC Dig"},{"key":"ref4","author":"lin","year":"1983","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.841982"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref6","author":"wiberg","year":"1996","journal-title":"Codes and decoding on general graphs"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025169"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965573"},{"key":"ref7","first-page":"1036","article-title":"Efficient implementation of the sum-product algorithm for decoding LDPC codes","volume":"2","author":"hu","year":"2001","journal-title":"Proc IEEE Globecom"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref9","author":"chen","year":"2003","journal-title":"Reduced complexity decoding algorithms for low-density parity-check codes and turbo codes"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2007.913400"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2008.2012359"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891098"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283858"},{"key":"ref26","first-page":"729","article-title":"A memory efficient partially parallel decoder architecture for QC-LDPC codes","author":"wang","year":"2005","journal-title":"Proc IEEE Signals Systems Comput"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.906890"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5772983\/05772993.pdf?arnumber=5772993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:54Z","timestamp":1633909854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5772993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":38,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2125030","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}