{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T23:38:44Z","timestamp":1772581124164,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/jssc.2011.2126390","type":"journal-article","created":{"date-parts":[[2011,4,21]],"date-time":"2011-04-21T14:46:46Z","timestamp":1303397206000},"page":"1360-1370","source":"Crossref","is-referenced-by-count":58,"title":["A 10-bit, 40-MS\/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit\/cycle Conversion Technique"],"prefix":"10.1109","volume":"46","author":[{"given":"Masanori","family":"Furuta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mai","family":"Nozawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuro","family":"Itakura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052874"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.974780"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.62165"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014705"},{"key":"ref16","first-page":"164","article-title":"A 50 MS\/s 9.9 mW pipelined ADC with 58 dB SNDR in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS using capacitive charge-pumps","author":"ahmed","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex> <\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"239","article-title":"A 12 b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","first-page":"238","article-title":"An 820 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W 9 b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","volume":"41","author":"michael","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-4952-0"},{"key":"ref8","author":"cho","year":"1995","journal-title":"Low-power low voltage A\/D conversion technique using pipelined architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051301"},{"key":"ref2","first-page":"176","article-title":"A 1.2 V 10 b 20 MSample\/s non-binary successive approximation ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS process","author":"liu","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1812","DOI":"10.1109\/4.808906","article-title":"A 12-b digital-background-calibrated algorithmic ADC with <ref_formula><tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>90-dB THD","volume":"34","author":"erdogan","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5772983\/05751592.pdf?arnumber=5751592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:00Z","timestamp":1633909680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5751592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2126390","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}