{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T02:56:34Z","timestamp":1772852194768,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/jssc.2011.2126410","type":"journal-article","created":{"date-parts":[[2011,4,21]],"date-time":"2011-04-21T14:46:46Z","timestamp":1303397206000},"page":"1371-1381","source":"Crossref","is-referenced-by-count":74,"title":["A 14 bit 200 MS\/s DAC With SFDR >78 dBc, IM3 < -83 dBc and NSD <-163 dBm\/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping"],"prefix":"10.1109","volume":"46","author":[{"family":"Yongjian Tang","sequence":"first","affiliation":[]},{"given":"J","family":"Briaire","sequence":"additional","affiliation":[]},{"given":"K","family":"Doris","sequence":"additional","affiliation":[]},{"given":"R","family":"van Veldhoven","sequence":"additional","affiliation":[]},{"given":"P C W","family":"van Beek","sequence":"additional","affiliation":[]},{"given":"H J A","family":"Hegt","sequence":"additional","affiliation":[]},{"given":"A H M","family":"van Roermund","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906200"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.34100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853587"},{"key":"ref13","author":"radulov","year":"2010","journal-title":"Flexible and self-calibrating current-steering digital-to-analog converters Analysis classification and design"},{"key":"ref14","first-page":"200","article-title":"A 150 MS\/s 14-bit Ssgmented DEM DAC with greater than 83 dB of SFDR across the Nyquilst band","author":"chan","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957610"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378331"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886900"},{"key":"ref18","first-page":"2390","article-title":"A 14 b 100 MS\/s DAC with fully segmented dynamic element matching","author":"chan","year":"2006","journal-title":"IEEE ISSCC Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6579-3"},{"key":"ref4","first-page":"74","article-title":"A 12 b 2.9 GS\/s DAC with IM3 $ < - 60~\\hbox{dBc}$<\/tex><\/formula> beyond 1 GHz in 65 nm CMOS","author":"lin","year":"2009","journal-title":"IEEE ISSCC Dig"},{"key":"ref3","first-page":"126","article-title":"A 16 b 400 MS\/s DAC with $ < - 80~\\hbox{dBc}$<\/tex><\/formula> IMD to 300 MHz and $ < - 160~\\hbox{dBm}\/\\hbox{Hz}$<\/tex><\/formula> noise power spectral density","volume":"1","author":"schofield","year":"2003","journal-title":"IEEE ISSCC Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.890297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541586"},{"key":"ref7","first-page":"364","article-title":"A 200 MS\/s 14 b 97 mW DAC in 0.18 $\\mu{\\hbox{m}}$<\/tex> <\/formula> CMOS","volume":"1","author":"huang","year":"2004","journal-title":"IEEE ISSCC Dig"},{"key":"ref2","first-page":"360","article-title":"A 3 V CMOS 400 mW 14 b 1.4 GS\/s DAC for multi-carrier applications","volume":"1","author":"schafferer","year":"2004","journal-title":"IEEE ISSCC Dig"},{"key":"ref1","author":"doris","year":"2006","journal-title":"Wide-Bandwidth High Dynamic Range D\/A Converters"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810049"},{"key":"ref20","first-page":"116","article-title":"A 12 b 500 MS\/s DAC with $ > 70~\\hbox{dB}$<\/tex><\/formula> SFDR up to 120 MHz in 0.18 $\\mu{\\hbox{m}}$<\/tex> <\/formula> CMOS","volume":"1","author":"doris","year":"2005","journal-title":"IEEE ISSCC Dig"},{"key":"ref22","first-page":"60","article-title":"A tri-mode continuous-time sigma-delta modulator with switched-capacitor feedback DAC for a GSM-EDGE\/CDMA2000\/UMTS receiver","volume":"1","author":"van veldhoven","year":"2003","journal-title":"IEEE ISSCC Dig"},{"key":"ref21","first-page":"41","article-title":" $1\/{f}$<\/tex><\/formula> noise in passive CMOS mixers for low and zero IF integrated receivers","author":"redman-white","year":"2001","journal-title":"Proc 27th ESSCIRC"},{"key":"ref23","first-page":"250","article-title":"A 1.5 V 200 MS\/s 13 b 25 mW DAC with randomized nested background calibration in 0.13 $\\mu{\\hbox{m}}$<\/tex> <\/formula> CMOS","author":"clara","year":"2007","journal-title":"IEEE ISSCC Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5772983\/05751593.pdf?arnumber=5751593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:42Z","timestamp":1633909902000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5751593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2126410","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}