{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:08:48Z","timestamp":1777651728117,"version":"3.51.4"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/jssc.2011.2128150","type":"journal-article","created":{"date-parts":[[2011,5,9]],"date-time":"2011-05-09T19:53:40Z","timestamp":1304970820000},"page":"1495-1505","source":"Crossref","is-referenced-by-count":103,"title":["A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches"],"prefix":"10.1109","volume":"46","author":[{"given":"Ki Chul","family":"Chun","sequence":"first","affiliation":[]},{"given":"Pulkit","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Jung Hwa","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809514"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523161"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523163"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref1","first-page":"152","article-title":"A 45 nm 24 MB on-die L3 cache for the 8-core multi-threaded Xeon Processor","author":"chang","year":"2009","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref9","first-page":"134","article-title":"A sub-0.9 V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias","author":"chun","year":"2009","journal-title":"Proc VLSI Circuits Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5772983\/05763722.pdf?arnumber=5763722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:00Z","timestamp":1633909680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":14,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2128150","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}