{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:32:52Z","timestamp":1765355572147},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/jssc.2011.2136590","type":"journal-article","created":{"date-parts":[[2011,5,13]],"date-time":"2011-05-13T18:11:10Z","timestamp":1305310270000},"page":"2053-2063","source":"Crossref","is-referenced-by-count":28,"title":["A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM Interface"],"prefix":"10.1109","volume":"46","author":[{"given":"Hyung-Joon","family":"Chi","sequence":"first","affiliation":[]},{"given":"Jae-Seung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Seong-Hwan","family":"Jeon","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref12","first-page":"244","article-title":"A 2 Gb\/s 2-tap DFE receiver for multi-drop single-ended signaling systems with reduced noise","author":"bae","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref15","first-page":"162","article-title":"A 16 Gb\/s 1st-tap FFE and 3-tap DFE in 90 nm CMOS","author":"sugita","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864117"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref18","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"112","article-title":"A 3.2 Gb\/s 8b single-ended integrating DFE RX for 2-Drop DRAM interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref3","first-page":"520","article-title":"A 3 Gb\/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients","author":"bae","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/18.50391"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10286"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1109\/TCSI.2008.2010099","article-title":"A 2-Gb\/s CMOS integrating two-tap DFE receiver for four-drop single-ended signaling","volume":"56","author":"bae","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845562"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977461"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2010.10.1.045"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2010.10.3.232"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5995181\/05766780.pdf?arnumber=5766780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:22Z","timestamp":1633909942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5766780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2136590","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}