{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:22Z","timestamp":1761580882385},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/jssc.2011.2136630","type":"journal-article","created":{"date-parts":[[2011,5,13]],"date-time":"2011-05-13T18:11:10Z","timestamp":1305310270000},"page":"2041-2052","source":"Crossref","is-referenced-by-count":10,"title":["Crosstalk-Aware PWM-Based On-Chip Links With Self-Calibration in 65 nm CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Jae-sun","family":"Seo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref12","first-page":"66","article-title":"A 4 Gb\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS","author":"kim","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853611"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405738"},{"key":"ref16","author":"boijort","year":"2006","journal-title":"Pulse width modulation for on-chip interconnects"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594286"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560126"},{"key":"ref19","first-page":"448","article-title":"SILENT: Serialized low energy transmission coding for on-chip interconnection networks","author":"lee","year":"2004","journal-title":"Proc Int Conf Computer-Aided Design (ICCAD)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826196"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015051"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745199"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000861"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283796"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968598"},{"key":"ref20","first-page":"347","article-title":"A 9 Gbit\/s serial transceiver for on-chip global signaling over lossy transmission lines","author":"park","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.953478"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref24","first-page":"88","article-title":"Crosstalk-aware PWM-based on-chip global signaling in 65 nm CMOS","author":"seo","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903038"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681810"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5995181\/05766781.pdf?arnumber=5766781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:17Z","timestamp":1633909937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5766781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2136630","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}