{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,8]],"date-time":"2026-03-08T13:12:35Z","timestamp":1772975555004,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/jssc.2011.2139550","type":"journal-article","created":{"date-parts":[[2011,5,17]],"date-time":"2011-05-17T20:38:53Z","timestamp":1305664733000},"page":"2108-2119","source":"Crossref","is-referenced-by-count":84,"title":["A 90\u2013240 MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization"],"prefix":"10.1109","volume":"46","author":[{"given":"Pengfei","family":"Li","sequence":"first","affiliation":[]},{"given":"Deepak","family":"Bhatia","sequence":"additional","affiliation":[]},{"given":"Lin","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Rizwan","family":"Bashirullah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917533"},{"key":"ref11","first-page":"446","article-title":"Digitally assisted quasi-V<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> hysteretic buck converter with fixed frequency and without using large-ESR capacitor","author":"su","year":"2009","journal-title":"IEEE ISSCC Dig"},{"key":"ref12","first-page":"21","article-title":"A 90&#x2013;240 MHz hysteretic controlled DC-DC converter with digital pll frequency locking","author":"li","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.1987.4307865"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433988"},{"key":"ref15","author":"best","year":"2003","journal-title":"Phase Locked Loops Design Simulation and Applications"},{"key":"ref16","author":"bhatia","year":"2009","journal-title":"Digital aided synchronization and mixed signal modeling of high frequency DC-DC converters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.1998.647687"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPEL.2003.819643"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/63.892832"},{"key":"ref6","first-page":"286","article-title":"On-die supply resonance suppression using band-limited active damping","author":"xu","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2004.1355684"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033508"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2004.836639"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1145\/1013235.1013302","article-title":"Feasibility of monolithic and 3D-Stacked DC-DC converters for microprocessors in 90 nm technology generation","author":"schrom","year":"2004","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887472"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.1999.764036"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917321"},{"key":"ref21","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref24","first-page":"532","article-title":"A 3 GHZ switching DC-DC converter using clock-tree charge-recycling in 90 nm CMOS with integrated output filter","author":"alimadadi","year":"2007","journal-title":"IEEE ISSCC Dig"},{"key":"ref23","first-page":"1398","article-title":"A Multistage interleaved synchronous buck converter with integrated output filter in 0.18 mm SiGe processs","author":"abedinpour","year":"2006","journal-title":"IEEE ISSCC Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523246"},{"key":"ref25","first-page":"268","article-title":"A fully-integrated 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS DC-DC step-up converter, using a bondwire spiral inductor","author":"wens","year":"2007","journal-title":"Proc ESSCIRC"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5995181\/05768038.pdf?arnumber=5768038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T20:03:19Z","timestamp":1712433799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5768038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2139550","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}