{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T16:21:22Z","timestamp":1757694082950},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/jssc.2011.2147030","type":"journal-article","created":{"date-parts":[[2011,6,29]],"date-time":"2011-06-29T14:26:12Z","timestamp":1309357572000},"page":"2180-2188","source":"Crossref","is-referenced-by-count":13,"title":["Improvement of Read Margin and Its Distribution by $V_{\\rm TH}$ Mismatch Self-Repair in 6T-SRAM With Asymmetric Pass Gate Transistor Formed by Post-Process Local Electron Injection"],"prefix":"10.1109","volume":"46","author":[{"given":"Kousuke","family":"Miyaji","sequence":"first","affiliation":[]},{"given":"Shuhei","family":"Tanakamaru","sequence":"additional","affiliation":[]},{"given":"Kentaro","family":"Honda","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Miyano","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433817"},{"key":"ref11","first-page":"148","article-title":"Post-fabrication self-convergence scheme for suppressing variability in SRAM cells and logic transistors","author":"suzuki","year":"2009","journal-title":"Tech Dig VLSI Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556223"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617631"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357218"},{"key":"ref15","first-page":"41","article-title":"70% read margin enhancement by <formula formulatype=\"inline\"><tex Notation=\"TeX\">$V_{\\rm TH}$<\/tex><\/formula> mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor by zero additional cost, post-process, local electron injection","author":"miyaji","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617440"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/55.877205"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.823245"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2052090"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"},{"key":"ref6","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref1","first-page":"628","article-title":"A 256-kbit subthreshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2024014"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"3177","DOI":"10.1109\/TED.2007.908863","article-title":"Partial crystallization of HfO2 for Two-Bit\/four-level SONOS-type flash memory","volume":"54","author":"zhang","year":"2007","journal-title":"IEEE Trans Electron Devices"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5995181\/05930333.pdf?arnumber=5930333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:54Z","timestamp":1642006434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5930333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2147030","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}