{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T20:53:04Z","timestamp":1775940784634,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/jssc.2011.2151450","type":"journal-article","created":{"date-parts":[[2011,6,17]],"date-time":"2011-06-17T14:57:26Z","timestamp":1308322646000},"page":"1881-1892","source":"Crossref","is-referenced-by-count":100,"title":["A 550-$\\mu\\hbox{W}$ 10-b 40-MS\/s SAR ADC With Multistep Addition-Only Digital Error Correction"],"prefix":"10.1109","volume":"46","author":[{"given":"Sang-Hyun","family":"Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Kyo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jong-Kee","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052233"},{"key":"ref33","first-page":"239","article-title":"A 12b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref32","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","first-page":"248","article-title":"A 14b 40 MS\/s redundant SAR ADC with 480 MHz clock in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","author":"hesener","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref30","first-page":"473","article-title":"A 9.15 mW 0.22 <ref_formula> <tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/ref_formula> 10b 204 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"jeon","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433967"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357202"},{"key":"ref35","first-page":"240","article-title":"A 12b 11 MS\/s successive approximation ADC with two comparators in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","author":"kang","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref34","first-page":"241","article-title":"A 1 V 11 fJ\/conversion-step 10 bit 10 MS\/s asynchronous SAR ADC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","author":"liu","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1045322"},{"key":"ref11","first-page":"984","article-title":"A time-interleaved flash-SAR architecture for high speed A\/D conversion","author":"sung","year":"2008","journal-title":"Proc IEEE ISCAS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3738"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"ref15","first-page":"176","article-title":"A 1.2 V 10b 20 MSample\/s non-binary successive approximation ADC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"386","article-title":"A 10b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"153","article-title":"A 3 mW 12b 10 MS\/s sub-range SAR ADC","author":"chen","year":"2009","journal-title":"Proc IEEE ASSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619891"},{"key":"ref4","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS process","author":"liu","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref27","first-page":"238","article-title":"An 820 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> 9b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/step SAR ADC in 0.13 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619890"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523298"},{"key":"ref7","first-page":"378","article-title":"An 18b 12.5 MHz ADC with 93 dB SNR","author":"hurrell","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977315"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433972"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref20","first-page":"246","article-title":"A 65 J\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","first-page":"559","article-title":"A 550 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> 10b 40 MS\/s SAR ADC with multistep addition-only digital error correction","author":"cho","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref21","first-page":"145","article-title":"A 9b 100 MS\/s 1.46 mW SAR ADC in 65 nm CMOS","author":"chen","year":"2009","journal-title":"Proc IEEE ASSCC Dig Tech Papers"},{"key":"ref24","first-page":"246","article-title":"A 9.4-ENOB 1 V 3.8 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> 100 kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6b 600 MS\/s 5.3 mW asynchronous ADC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> CMOS","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","first-page":"382","article-title":"A 0.06 <ref_formula><tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/ref_formula> 8.9b ENOB 40 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"furuta","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","first-page":"384","article-title":"A 10b 50 MS\/s 820 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5959263\/05871292.pdf?arnumber=5871292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:44Z","timestamp":1642006424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5871292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2151450","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}