{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:24:24Z","timestamp":1782404664360,"version":"3.54.5"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/jssc.2011.2157255","type":"journal-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T14:58:48Z","timestamp":1308668328000},"page":"1904-1918","source":"Crossref","is-referenced-by-count":21,"title":["Exploiting Combinatorial Redundancy for Offset Calibration in Flash ADCs"],"prefix":"10.1109","volume":"46","author":[{"given":"Gokce","family":"Keskin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan","family":"Proesel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Olivier","family":"Plouchart","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"420","article-title":"A 3-bit 20 GS\/s interleaved flash analog-to-digital converter in SiGe technology","author":"yao","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2002932"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032634"},{"key":"ref30","first-page":"155","article-title":"A 1.2 V 200-MS\/s 10-bit folding and interpolating ADC in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"chen","year":"2007","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077622"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021918"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"1499","DOI":"10.1109\/JSSC.2005.847215","article-title":"A 6-bit 1.2-GS\/s low-power flash-ADC in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m digital CMOS","volume":"40","author":"sandner","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref60","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65 nm CMOS","author":"chung","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560315"},{"key":"ref63","first-page":"377","article-title":"A 4-bit 10 GSample\/sec flash ADC with merged interpolation and reference voltage","author":"wang","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref28","first-page":"381","article-title":"A 6-bit, 1.2-GS\/s ADC with wideband THA in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"chen","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref64","first-page":"283","article-title":"A 6b 3 GS\/s flash ADC with background calibration","author":"kijima","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004326"},{"key":"ref29","first-page":"464","article-title":"A 0.45 pJ\/conv-step 1.2 Gs\/s 6b full-Nyquist non-calibrated flash ADC in 45 nm CMOS and its scaling behavior","author":"veldhorst","year":"2009","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433962"},{"key":"ref1","first-page":"460","article-title":"A 65 nm CMOS low-power small-size multistandard, multiband mobile broadcasting receiver SoC","author":"jeong","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","author":"maloberti","year":"2007","journal-title":"Data Converters"},{"key":"ref22","first-page":"16","article-title":"A 6-bit 5-GSample\/s Nyquist A\/D converter in 65 nm CMOS","author":"choi","year":"2008","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689113"},{"key":"ref24","first-page":"333","article-title":"A 43 mW single-channel 4 GS\/s 4-Bit flash ADC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"sheikhaei","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841033"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001936"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.1109\/JSSC.2002.804334","article-title":"A 6-b 1.6-Gsample\/s flash ADC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex> <\/formula> CMOS using averaging termination","volume":"37","author":"scholtens","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811435"},{"key":"ref51","author":"proesel","year":"2010","journal-title":"Flash analog-to-digital converter design based on statistical post-silicon calibration"},{"key":"ref59","first-page":"2310","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4b ADC in a 90 nm digital CMOS process","author":"der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.608492"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/4.50302"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref54","first-page":"238","article-title":"An 820 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W 9b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373386"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref10","first-page":"321","article-title":"Toward a systematic-variation aware timing methodology","author":"gupta","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref11","first-page":"121","article-title":"45 nm design for manufacturing","volume":"12","author":"webb","year":"2008","journal-title":"Intel Technology J"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.333845"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2040664"},{"key":"ref15","first-page":"118","article-title":"Comprehensive analysis of variability sources of FinFET characteristics","author":"matsukawa","year":"2009","journal-title":"Tech Dig VLSI Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901154"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2036309"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424422"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672006"},{"key":"ref3","first-page":"450","article-title":"Adaptive post-silicon tuning for analog circuits: Concept, analysis and optimization","author":"li","year":"2007","journal-title":"IEEE Int Conf Comput -Aided Des Dig Tech Papers"},{"key":"ref6","first-page":"1","article-title":"An 8-bit 1.5 GS\/s flash ADC using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617625"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824277"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1145\/1278480.1278582","article-title":"characterizing process variation in nanometer cmos","author":"agarwal","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424423"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/JSSC.2009.2022672","article-title":"A 20 GS\/s 5-bit SiGe BiCMOS dual-Nyquist flash ADC with sampling capability up to 35 GS\/s featuring offset corrected exclusive-or comparators","volume":"44","author":"kertis","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref48","first-page":"337","article-title":"A 57 dB SFDR digitally calibrated 500 MS\/s folding ADC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> digital CMOS","author":"bogue","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref42","first-page":"385","article-title":"A 2-GS\/s 6-bit flash ADC with offset calibration","author":"lin","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708725"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585933"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5959263\/05892904.pdf?arnumber=5892904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:01Z","timestamp":1642006441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5892904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":64,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2157255","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}