{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T01:02:07Z","timestamp":1770339727730,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2159056","type":"journal-article","created":{"date-parts":[[2011,7,13]],"date-time":"2011-07-13T17:29:33Z","timestamp":1310578173000},"page":"2416-2430","source":"Crossref","is-referenced-by-count":27,"title":["A 4.4 pJ\/Access 80 MHz, 128 kbit Variability Resilient SRAM With Multi-Sized Sense Amplifier Redundancy"],"prefix":"10.1109","volume":"46","author":[{"given":"Vibhu","family":"Sharma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Cosemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maryam","family":"Ashouei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos","family":"Huisken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1983.1156503"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021925"},{"key":"ref14","first-page":"326","article-title":"A 45 nm low-standby-power embedded SRAM with immunity against process and temp variations","author":"yabuuchi","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.726555"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430324"},{"key":"ref17","first-page":"101","article-title":"A large <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\sigma$<\/tex><\/formula>V<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$_{\\rm TH}$<\/tex><\/formula>\/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme","author":"wu","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619716"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827793"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref4","first-page":"1352","article-title":"Ultra low power ASIP design for wireless sensor nodes","author":"de nil","year":"2007","journal-title":"IEEE Conf on Electronic Circuits and Systems (ICECS)"},{"key":"ref27","year":"2010","journal-title":"Memory circuit with multi-sized sense amplifier redundancy"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568597"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800530"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.64"},{"key":"ref7","author":"verma","year":"2007","journal-title":"Advanced Memory Optimization Techniques for Low-Power Embedded Processors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840959"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469191"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914294"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896693"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619717"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357219"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05948389.pdf?arnumber=5948389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:22Z","timestamp":1642006402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5948389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2159056","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}