{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:13:57Z","timestamp":1775121237064,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2160789","type":"journal-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:14:54Z","timestamp":1312406094000},"page":"2300-2311","source":"Crossref","is-referenced-by-count":32,"title":["A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology"],"prefix":"10.1109","volume":"46","author":[{"given":"Ching-Che","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiun-Yao","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CSIE.2009.51"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320966"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822780"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.926793"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042250"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039971"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011577"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/TCSII.2009.2020948","article-title":"A leakage-compensated PLL in 65-nm CMOS technology","volume":"56","author":"hung","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref22","year":"2004","journal-title":"VESA and Industry Standards and Guidelines for Computer Display Monitor Timing 1 0 Revision 10"},{"key":"ref21","first-page":"267","article-title":"A high-resolution all-digital phase-locked loop with its application to built-in speed grading for memory","author":"hsu","year":"2008","journal-title":"Proc 2008 IEEE Int Symp VLSI Design Automation and Test (VLSI-DAT)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031577"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05961656.pdf?arnumber=5961656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:12Z","timestamp":1642006392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5961656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2160789","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}