{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:07:48Z","timestamp":1783184868333,"version":"3.54.6"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2160812","type":"journal-article","created":{"date-parts":[[2011,7,26]],"date-time":"2011-07-26T18:43:12Z","timestamp":1311705792000},"page":"2431-2442","source":"Crossref","is-referenced-by-count":33,"title":["5T SRAM With Asymmetric Sizing for Improved Read Stability"],"prefix":"10.1109","volume":"46","author":[{"given":"Satyanand","family":"Nalam","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634861"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332816"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref30","first-page":"4","article-title":"Evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches","author":"ye","year":"2006","journal-title":"Proc 2006 IEEE Int Symp Circuits Systems (ISCAS)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283894"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523216"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356656"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541485"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871543"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450400"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/ISSCC.2010.5434074","article-title":"The implementation of Power7(tm): A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"2010","journal-title":"2010 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.11.063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433849"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434076"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977506"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705288"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.3.5.34-40"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1209","DOI":"10.1109\/JSSC.2009.2014208","article-title":"A 0.6 V dual-rail compiler SRAM design on 45 nm CMOS technology with adaptive SRAM power for lower Vdd_min VLSIs","volume":"44","author":"chen","year":"2009","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05959998.pdf?arnumber=5959998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:14Z","timestamp":1642006394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5959998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2160812","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}