{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:21:07Z","timestamp":1706062867844},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2162184","type":"journal-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T19:15:57Z","timestamp":1313522157000},"page":"2396-2405","source":"Crossref","is-referenced-by-count":4,"title":["Simultaneous Reverse Body and Negative Word-Line Biasing Control Scheme for Leakage Reduction of DRAM"],"prefix":"10.1109","volume":"46","author":[{"given":"Dong-Su","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bai-Sun","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"77","author":"arora","year":"2007","journal-title":"Mosfet Modeling for VLSI Simulation"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1109\/IEDM.1987.191531","article-title":"the impact of gate-induced drain leakage current on mosfet scaling","author":"chan","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/66.983439"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871537"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812498"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1985.1156769"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065705"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.475705"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"ref2","first-page":"1","author":"narendra","year":"2005","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.777106"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05983412.pdf?arnumber=5983412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:42Z","timestamp":1633909662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5983412\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2162184","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}