{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T18:58:14Z","timestamp":1773514694480,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2162186","type":"journal-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T19:15:57Z","timestamp":1313522157000},"page":"2312-2325","source":"Crossref","is-referenced-by-count":58,"title":["A Miniature 2 mW 4 bit 1.2 GS\/s Delay-Line-Based ADC in 65 nm CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Yahya M.","family":"Tousi","sequence":"first","affiliation":[]},{"given":"Ehsan","family":"Afshari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433952"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref36","author":"papoulis","year":"2002","journal-title":"Probability random variables and stochastic processes"},{"key":"ref35","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001936"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032258"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006334"},{"key":"ref16","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS ADC array acheiving over 60 dB SFDR with adaptive equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061611"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref28","first-page":"271","article-title":"A 0.0027-<ref_formula><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula> 9.5-bit 50-MS\/s all-digital A\/D converter TAD in 65 nm digital CMOS","author":"watanabe","year":"2009","journal-title":"Proc 15th IEEE ICECS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806263"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014731"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2050945"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845562"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1865","DOI":"10.1109\/JSSC.2007.903053","article-title":"A 4-GS\/s 4-bit flash ADC in 0.18-<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","volume":"42","author":"park","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047156"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref22","first-page":"471","article-title":"A 2.1-to-2.8 GHz all-digital frequency synthesizer with a time-windowed TDC","author":"tokairin","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523300"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/ESSCIRC.2010.5619900","article-title":"An all-digital A\/D converter TAD with 4-shift-clock construction for sensor interface in 0.65-<ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","author":"watanabe","year":"2010","journal-title":"Proc European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05983413.pdf?arnumber=5983413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:42Z","timestamp":1633909662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5983413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2162186","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}