{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T17:47:51Z","timestamp":1792864071671,"version":"4.5.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/jssc.2011.2162917","type":"journal-article","created":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T19:56:46Z","timestamp":1314907006000},"page":"2745-2758","source":"Crossref","is-referenced-by-count":243,"title":["A 2.9\u20134.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-${\\rm fs}_{\\rm rms}$ Integrated Jitter at 4.5-mW Power"],"prefix":"10.1109","volume":"46","author":[{"given":"Davide","family":"Tasca","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Zanuso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giovanni","family":"Marzin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"139","article-title":"A 2.2 GHz sub-sampling PLL with 0.16 psrms jitter and <ref_formula><tex Notation=\"TeX\">$-$<\/tex> <\/ref_formula>125 dBc\/Hz in-band phase noise at 700 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> loop-components power","author":"gao","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref32","first-page":"1922","article-title":"A 1.8 GHz spur-cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration","author":"gupta","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref31","first-page":"413","article-title":"A 2-MHz bandwidth <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N synthesizer based on a fractional frequency divider with digital spur suppression","author":"su","year":"2010","journal-title":"Proc IEEE Rad Freq Integr Circuits (RFIC) Symp"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref15","first-page":"88","article-title":"A 2.9-to-4.0 GHz fractional-N digital PLL with bang-bang phase detector and 560 fsrms integrated jitter at 4.5 mW power","author":"tasca","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"94","article-title":"Bang-bang digital PLLs at 11 and 20 GHz with sub-200 fs integrated jitter for high speed serial communication applications","author":"rylyakov","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005435"},{"key":"ref19","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter-based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937591"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/26.506392"},{"key":"ref3","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with <ref_formula> <tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>126 dBc\/Hz in-band phase noise and 0.15 psrms jitter in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex> <\/ref_formula> CMOS","author":"gao","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref29","first-page":"143","article-title":"A 9.2&#x2013;12 GHz, 90 nm digital fractional-N synthesizer with stochastic TDC calibration and <ref_formula> <tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>35\/ <ref_formula><tex Notation=\"TeX\">$-$<\/tex> <\/ref_formula>41 dBc integrated phase noise in the 5\/2.5 GHz bands","author":"ravi","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063630"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874281"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374122"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2090991"},{"key":"ref26","author":"da dalt","year":"2007","journal-title":"Theory and Implementation of Digital Bang-bang Frequency Synthesizers for High Speed Serial Data Communications"},{"key":"ref25","first-page":"50","article-title":"Suppression of flicker noise upconversion in a 65 nm CMOS VCO in the 3.0-to- 3.6 GHz band","author":"levantino","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6079316\/06006551.pdf?arnumber=6006551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:46Z","timestamp":1633909666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6006551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2162917","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}