{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:10:57Z","timestamp":1648591857829},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/jssc.2011.2163355","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T20:38:19Z","timestamp":1314304699000},"page":"2406-2415","source":"Crossref","is-referenced-by-count":1,"title":["A 0.5 V Operation $V _{\\rm TH}$ Loss Compensated DRAM Word-Line Booster Circuit for Ultra-Low Power VLSI Systems"],"prefix":"10.1109","volume":"46","author":[{"given":"Shuhei","family":"Tanakamaru","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.663564"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.859515"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623807"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.165334"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1726","DOI":"10.1109\/JSSC.2003.817592","article-title":"Two-phase boosted voltage generator for low-voltage DRAMs","volume":"38","author":"cho","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507734"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280828"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358816"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.777107"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511097"},{"key":"ref3","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu\\hbox{m}2$<\/tex> <\/formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"142","article-title":"Low-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm V}_{\\rm t}$<\/tex><\/formula> small-offset gated preamplifier for sub-1 V gigabit DRAM arrays","author":"akiyama","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2065650"},{"key":"ref2","first-page":"456","article-title":"A 4.0 GHz 291 Mb voltage-scalable SRAM in 32 nm high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\kappa$<\/tex> <\/formula> metal-gate CMOS with integrated power management","author":"wang","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","author":"yamaoka","year":"2008","journal-title":"Symp VLSI Circuits Tutorial"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.604079"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935695"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572617"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6031177\/05993465.pdf?arnumber=5993465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:10Z","timestamp":1633909750000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5993465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":22,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2163355","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}