{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:33:01Z","timestamp":1782970381942,"version":"3.54.5"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2163556","type":"journal-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:43:15Z","timestamp":1314805395000},"page":"2661-2672","source":"Crossref","is-referenced-by-count":208,"title":["A 12-bit, 45-MS\/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration"],"prefix":"10.1109","volume":"46","author":[{"given":"Wenbo","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pingli","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705390"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705305"},{"key":"ref33","first-page":"297","article-title":"A 12 b 50 MSPS 34 mW pipelined ADC","author":"yu","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref32","first-page":"248","article-title":"A 30 mW 12 b 21 MSample\/s pipelined CMOS ADC","author":"kulhalli","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","first-page":"132","article-title":"A 2.5 V 12 b 54 MSample\/s 0.25 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS ADC in 1 <ref_formula><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula>","author":"ploeg","year":"2001","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref30","first-page":"802","article-title":"A 30 mW 12 b 40 MS\/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90 nm digital CMOS","author":"shimizu","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref37","first-page":"198","article-title":"A 90 nm CMOS 0.28 mm2 1 V 12 b 40 MS\/s ADC with 0.39 pJ\/conversion-step","author":"lee","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref36","first-page":"220","article-title":"A 12 b 50 MS\/s 10.2 mA 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS Nyquist ADC with a fully differential class-AB switched op-amp","author":"choi","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref35","first-page":"425","article-title":"Capacitor matching insensitive 12-bit 3.3 MS\/s algorithmic ADC in 0.25 pm CMOS","author":"quinn","year":"2003","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref34","first-page":"165","article-title":"A 65 nm CMOS 1.2 V 12 b 30 MSs ADC with capacitive reference scaling","author":"lee","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref10","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex> <\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705389"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref12","first-page":"574","article-title":"A 6 b 600 MS\/s 5.3 mW asynchronous ADC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","author":"chen","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS ADC Array achieving over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977315"},{"key":"ref15","first-page":"188","article-title":"A 0.024 <ref_formula> <tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex><\/ref_formula> 8 b 400 MS\/s SAR ADC with 2 b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref18","first-page":"62","article-title":"An error-correcting. 14 b\/20 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{s}$<\/tex><\/ref_formula> CMOS A\/D converter","author":"boyacigiller","year":"1981","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"204","article-title":"A self calibration technique for redundant A\/D converters providing 16 b accuracy","author":"draxelmayr","year":"1988","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","first-page":"222","article-title":"A 25 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex> <\/ref_formula> 100 kS\/s 12 b ADC for wireless micro-sensor application","author":"verma","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"238","article-title":"An 820 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex><\/ref_formula> 9 b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"316","article-title":"A 0.12 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS comparator requiring 0.5 V at 600 MHz and 1.5 V at 6 GHz","author":"goll","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560246"},{"key":"ref29","first-page":"166","article-title":"A 12 b 50 MS\/s fully differential zero-crossing-based ADC without CMFB","author":"brooks","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.933473"},{"key":"ref7","first-page":"241","article-title":"A 1 V 11 fJ\/conversion-step 10 bit 10 MS\/s asynchronous SAR ADC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS","author":"liu","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","first-page":"176","article-title":"A 1.2-V 10-b 20-Msample\/s nonbinary successive approximation ADC in 0.13-<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"378","article-title":"An 18 b 12.5 MHz ADC with 93 dB SNR","author":"hurrell","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref20","first-page":"289","article-title":"An equalization-based adaptive digital background calibration technique for successive approximation analog-to-digital converters","author":"liu","year":"2007","journal-title":"Proc ASICON"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249429"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006312"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.816921"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493976"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/82.826744"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/05999734.pdf?arnumber=5999734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:49Z","timestamp":1633909789000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5999734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2163556","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}