{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:56:14Z","timestamp":1747810574632},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2164024","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T15:07:53Z","timestamp":1314284873000},"page":"2500-2513","source":"Crossref","is-referenced-by-count":10,"title":["A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation"],"prefix":"10.1109","volume":"46","author":[{"given":"Benjamin","family":"Devlin","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"177","article-title":"Moebius circuit: Dual-rail dynamic logic for logic gate level pipeline with error gate search feature","author":"myeonggyu","year":"2009","journal-title":"Proc 19th Great Lakes Symp VLSI 2009"},{"key":"ref11","first-page":"121","article-title":"A 65 nm 2.97 GHz self-synchronous FPGA with 42% power bounce tolerance","author":"devlin","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2010.5706500"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.509871"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.1319"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/54.350688"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567245"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1110","DOI":"10.1109\/T-C.1969.222594","article-title":"design of asynchronous circuits assuming unbounded gate delays","volume":"c 18","author":"armstrong","year":"1969","journal-title":"IEEE Transactions on Computers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.226879"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APEMC.2010.5475640"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515736"},{"key":"ref7","first-page":"36","article-title":"Implementing asynchronous circuits on LUT based FPGAs","author":"ho","year":"2002","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref2","year":"0","journal-title":"ITRS 2010 Report Update"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.37"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030349"},{"key":"ref21","year":"0","journal-title":"ITC99 Benchmark Web Page"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.23"},{"key":"ref23","first-page":"204","article-title":"A theory of asynchronous circuits","volume":"29","author":"muller","year":"1959","journal-title":"Pm Int Symp Theory of Switching"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"ref25","year":"0","journal-title":"Altera Website"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/05989874.pdf?arnumber=5989874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:24Z","timestamp":1633909704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5989874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":27,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164024","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}