{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:50:08Z","timestamp":1761663008143},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2164032","type":"journal-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T20:22:55Z","timestamp":1315858975000},"page":"2560-2570","source":"Crossref","is-referenced-by-count":10,"title":["250 Mbps\u20135 Gbps Wide-Range CDR With Digital Vernier Phase Shifting and Dual-Mode Control in 0.13 $\\mu$m CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Sang-Yoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Hyung-Rok","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Young-Ho","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Byoung-Joo","family":"Yoo","sequence":"additional","affiliation":[]},{"given":"Daeyun","family":"Shim","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref11","first-page":"234","article-title":"A dual PFD phase rotating multi-phase PLL for 5 Gbps PCI express Gen2 multi-lane serial link receiver in 0.13um CMOS","author":"kim","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2700","DOI":"10.1109\/JSSC.2005.856581","article-title":"A 0.94-ps-RMS-jitter 0.016-mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 2.5-GHz multiphase generator PLL with 360<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}$<\/tex> <\/formula> digitally programmable phase shift for 10-Gb\/s serial links","volume":"40","author":"toifl","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref15","first-page":"437","article-title":"An 833-MHz 132-phase multiphase clock generator with self-calibration circuits","author":"lin","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.508208"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164032"},{"key":"ref18","author":"andrews","year":"1994","journal-title":"Number Theory"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881205"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.44991"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref7","first-page":"14.5.1","article-title":"A monolithic 50&#x2013;200 MHz CMOS clock recovery and retiming circuit","author":"baumert","year":"1989","journal-title":"Proc IEEE CICC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848142"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.272097"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/06007146.pdf?arnumber=6007146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:36Z","timestamp":1633909776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6007146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164032","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}